

LTR02

$I_{T(RMS)}$	2 A
V_{DRM}/V_{RRM}	800 V
I_{GT}	7 mA

Applications

- General purpose motor controls
- Large and small appliances (White Goods)
- Loads such as contactors, circuit breakers, valves, dispensers and door locks
- Lower-power highly inductive, resistive and safety loads

Features and benefits

- 3Q technology for improved noise immunity
- Direct interfacing with low power drivers and microcontrollers
- Good immunity to false turn-on by dV/dt
- High commutation capability with sensitive gate
- High voltage capability
- Isolated mounting base package
- Planar technology for voltage ruggedness and reliability
- Sensitive gate for easy logic level triggering
- Triggering in three quadrants only

General description

Planar passivated high commutation three quadrant triac in a LTR02 (TO-220F) "full pack" plastic package. This "series E" triac balances the requirements of commutation performance and gate sensitivity and is intended for interfacing with low power drivers including microcontrollers.





Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DRM}	repetitive peak off-state voltage		-	-	800	V
$I_{T(RMS)}$	RMS on-state current	full sine wave; $T_h \leq 110\text{ }^\circ\text{C}$; Fig. 1; Fig. 2; Fig. 3	-	-	2	A
I_{TSM}	non-repetitive peak on-state current	full sine wave; $T_{j(init)} = 25\text{ }^\circ\text{C}$; $t_p = 20\text{ ms}$; Fig. 4; Fig. 5	-	-	20	A
		full sine wave; $T_{j(init)} = 25\text{ }^\circ\text{C}$; $t_p = 16.7\text{ ms}$	-	-	15.4	A
T_j	junction temperature		-	-	125	$^\circ\text{C}$
Static characteristics						
I_{GT}	gate trigger current	$V_D = 12\text{ V}$; $I_T = 0.1\text{ A}$; T2+ G+; $T_j = 25\text{ }^\circ\text{C}$; Fig. 7	0.5	-	7	mA

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
		$V_D = 12\text{ V}$; $I_T = 0.1\text{ A}$; T2+ G-; $T_j = 25\text{ }^\circ\text{C}$; Fig. 7	0.5	-	10	mA
		$V_D = 12\text{ V}$; $I_T = 0.1\text{ A}$; T2- G-; $T_j = 25\text{ }^\circ\text{C}$; Fig. 7	0.5	-	10	mA
I_H	holding current	$V_D = 12\text{ V}$; $T_j = 25\text{ }^\circ\text{C}$; Fig. 9	-	-	10	mA
V_T	on-state voltage	$I_T = 3\text{ A}$; $T_j = 25\text{ }^\circ\text{C}$; Fig. 10	-	1.35	2	V
Dynamic characteristics						
dV_D/dt	rate of rise of off-state voltage	$V_{DM} = 402\text{ V}$; $T_j = 125\text{ }^\circ\text{C}$; ($V_{DM} = 67\%$ of V_{DRM}); exponential waveform; $R_{GT1(ext)} = 220\text{ }\Omega$	-	500	-	V/ μs
di_{com}/dt	rate of change of commutating current	$V_D = 400\text{ V}$; $T_j = 125\text{ }^\circ\text{C}$; $I_{T(RMS)} = 2\text{ A}$; $dV_{com}/dt = 20\text{ V}/\mu\text{s}$; (snubberless condition); gate open circuit	2	-	-	A/ms
		$V_D = 400\text{ V}$; $T_j = 125\text{ }^\circ\text{C}$; $I_{T(RMS)} = 2\text{ A}$; $dV_{com}/dt = 10\text{ V}/\mu\text{s}$; gate open circuit	2.3	-	-	A/ms

Limiting values

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DRM}	repetitive peak off-state voltage		-	800	V
$I_{T(RMS)}$	RMS on-state current	full sine wave; $T_h \leq 110\text{ °C}$; Fig. 1 ; Fig. 2 ; Fig. 3	-	2	A
I_{TSM}	non-repetitive peak on-state current	full sine wave; $T_{j(\text{init})} = 25\text{ °C}$; $t_p = 20\text{ ms}$; Fig. 4 ; Fig. 5	-	20	A
		full sine wave; $T_{j(\text{init})} = 25\text{ °C}$; $t_p = 16.7\text{ ms}$	-	15.4	A
I^2t	I^2t for fusing	$t_p = 10\text{ ms}$; SIN	-	0.98	A ² s
dl_T/dt	rate of rise of on-state current	$I_G = 0.2\text{ A}$	-	100	A/ μ s
I_{GM}	peak gate current		-	2	A
P_{GM}	peak gate power		-	5	W
$P_{G(AV)}$	average gate power	over any 20 ms period	-	0.5	W
T_{stg}	storage temperature		-40	150	°C
T_j	junction temperature		-	125	°C






Fig. 3. Total power dissipation as a function of RMS on-state current; maximum values




Fig. 4. Non-repetitive peak on-state current as a function of pulse width; maximum values





Fig. 5. Non-repetitive peak on-state current as a function of the number of sinusoidal current cycles; maximum values

Thermal characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{th(j-h)}$	thermal resistance from junction to heatsink	full cycle; with heatsink compound; Fig. 6	-	-	5.5	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient free air	in free air	-	55	-	K/W



Isolation characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{isol(RMS)}$	RMS isolation voltage	from all terminals to external heatsink; sinusoidal waveform; clean and dust free; $50\text{ Hz} \leq f \leq 60\text{ Hz}$; $RH \leq 65\%$; $T_h = 25^\circ\text{C}$	-	-	2500	V
C_{isol}	isolation capacitance	from main terminal 2 to external heatsink; $f = 1\text{ MHz}$	-	10	-	pF

Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static characteristics						
I _{GT}	gate trigger current	V _D = 12 V; I _T = 0.1 A; T ₂ + G+; T _j = 25 °C; Fig. 7	0.5	-	10	mA
		V _D = 12 V; I _T = 0.1 A; T ₂ + G-; T _j = 25 °C; Fig. 7	0.5	-	10	mA
		V _D = 12 V; I _T = 0.1 A; T ₂ - G-; T _j = 25 °C; Fig. 7	0.5	-	10	mA
I _L	latching current	V _D = 12 V; I _G = 0.1 A; T ₂ + G+; T _j = 25 °C; Fig. 8	-	-	12	mA
		V _D = 12 V; I _G = 0.1 A; T ₂ + G-; T _j = 25 °C; Fig. 8	-	-	20	mA
		V _D = 12 V; I _G = 0.1 A; T ₂ - G-; T _j = 25 °C; Fig. 8	-	-	12	mA
I _H	holding current	V _D = 12 V; T _j = 25 °C; Fig. 9	-	-	10	mA
V _T	on-state voltage	I _T = 3 A; T _j = 25 °C; Fig. 10	-	1.63	2	V
V _{GT}	gate trigger voltage	V _D = 12 V; I _T = 0.1 A; T _j = 25 °C; Fig. 11	-	0.7	1	V
		V _D = 400 V; I _T = 0.1 A; T _j = 125 °C; Fig. 11	0.2	0.3	-	V
I _D	off-state current	V _D = 600 V; T _j = 125 °C	-	0.1	0.5	mA
Dynamic characteristics						
dV _D /dt	rate of rise of off-state voltage	V _{DM} = 402 V; T _j = 125 °C; (V _{DM} = 67% of V _{DRM}); exponential waveform; R _{GT1(ext)} = 220Ω	-	500	-	V/μs
dI _{com} /dt	rate of change of commutating current	V _D = 400 V; T _j = 125 °C; I _{T(RMS)} = 2 A; dV _{com} /dt = 20 V/μs; (snubberless condition); gate open circuit	2	-	-	A/ms
		V _D = 400 V; T _j = 125 °C; I _{T(RMS)} = 2 A; dV _{com} /dt = 10 V/μs; gate open circuit	2.3	-	-	A/ms




Fig. 7. Normalized gate trigger current as a function of junction temperature




Fig. 8. Normalized latching current as a function of junction temperature




Fig. 9. Normalized holding current as a function of junction temperature




Fig. 10. On-state current as a function of on-state voltage





Fig. 11. Normalized gate trigger voltage as a function of junction temperature

Package outline

Plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3-lead TO-220 "full pack"



UNIT	A	A ₁	b	b ₁	b ₂	c	D	D ₁	E	e	e ₁	j ⁽²⁾	k ⁽²⁾	L	L ₁	L ₂ ⁽¹⁾ max.	P	Q	q	W	T ⁽³⁾
mm	4.6	2.9	0.9	1.1	1.4	0.7	15.8	6.5	10.3	2.54	5.08	2.7	0.6	14.4	3.30	3	3.2	2.6	3.0	0.4	2.5
	4.0	2.5	0.7	0.9	1.0	0.4	15.2	6.3	9.7			1.7	0.4	13.5	2.79		3.0	2.3	2.6		

Notes

1. Terminal dimensions within this zone are uncontrolled
2. Dot lines area designs may vary
3. Eject pin mark is for reference only

Fig. 12. Package outline TO-220F