

# LCRW50

## Sensitive 8A SCRs

$I_{T(AV)}$	5 A
$V_{DRM}/V_{RRM}$	800 V
$I_{GT}$	200 $\mu$ A
$T_J$	-40°C to +110°C


### Features

- On-state rms current,  $I_{T(RMS)}$  8A
- Repetitive peak off-state voltage,  $V_{DRM}/V_{RRM}$  800V
- Triggering gate current,  $I_{GT}$  200 $\mu$ A

### Description

Available in sensitive LCRW50 gate triggering levels, the 8A SCR series is suitable to fit all modes of control found in applications such as overvoltage crowbar protection, motor control circuits in power tools and kitchen aids, inrush current limiting circuits, capacitive discharge ignition and voltage regulation circuits.

Available in through-hole or surface-mount packages, they provide an optimized performance in a limited space.



### Absolute ratings (limiting values)

Symbol	Parameter		Value	Unit	
$I_{T(RMS)}$	On-state rms current (180° conduction angle)	$T_c = 110\text{ }^\circ\text{C}$	8	A	
		TO-220FPAB, $T_c = 91\text{ }^\circ\text{C}$			
$I_{T(AV)}$	Average on-state current (180° conduction angle)	$T_c = 110\text{ }^\circ\text{C}$	5	A	
		TO-220FPAB, $T_c = 91\text{ }^\circ\text{C}$			
$I_{TSM}$	Non repetitive surge peak on-state	$t_p = 8.3\text{ ms}$	60	A	
		$t_p = 10\text{ ms}$	70		
$I^2t$	$I^2t$ value for fusing	$t_p = 10\text{ ms}$	24.5	$A^2S$	
$dI/dt$	Critical rate of rise of on-state current $I_G = 2 \times I_{GT}$ , $t_r \leq 100\text{ ns}$	$F = 60\text{ Hz}$	$T_j = 125\text{ }^\circ\text{C}$	50	$A/\mu s$
$I_{GM}$	Peak gate current	$t_p = 20\text{ }\mu s$	$T_j = 125\text{ }^\circ\text{C}$	4	A
$P_{G(AV)}$	Average gate power dissipation		$T_j = 125\text{ }^\circ\text{C}$	1	W
$T_{stg} T_j$	Storage junction temperature range		- 40 to + 150	$^\circ\text{C}$	
	Operating junction temperature range		-40 to +110		
$V_{RGM}$	Maximum peak reverse gate voltage		5	V	

**Sensitive electrical characteristics (T<sub>j</sub> = 25 °C, unless otherwise specified)**

Symbol	Test conditions		LCRW50	Unit		
I <sub>GT</sub>	V <sub>D</sub> = 12 V, R <sub>L</sub> = 140 Ω		MAX.	200	μA	
V <sub>GT</sub>			MAX.	0.8	V	
V <sub>GD</sub>	V <sub>D</sub> = V <sub>DRM</sub> , R <sub>L</sub> = 3.3 kΩ, R <sub>GK</sub> = 220 Ω	T <sub>j</sub> = 125 °C	MIN.	0.1	V	
V <sub>RG</sub>	I <sub>RG</sub> = 10 μA		MIN.	8	V	
I <sub>H</sub>	I <sub>T</sub> = 50 mA, R <sub>GK</sub> = 1 kΩ		MAX.	5	mA	
I <sub>L</sub>	I <sub>G</sub> = 1 mA, R <sub>GK</sub> = 1 kΩ		MAX.	6	mA	
dV/dt	V <sub>D</sub> = 65% V <sub>DRM</sub> , R <sub>GK</sub> = 220 Ω	T <sub>j</sub> = 125 °C	MIN.	5	V/μs	
V <sub>TM</sub>	I <sub>TM</sub> = 16 A, t <sub>p</sub> = 380 μs	T <sub>j</sub> = 25 °C	MAX.	1.35	V	
V <sub>t0</sub>	Threshold voltage		T <sub>j</sub> = 125 °C	MAX.	0.85	V
R <sub>d</sub>	Dynamic resistance		T <sub>j</sub> = 125 °C	MAX.	46	mΩ
I <sub>DRM</sub> I <sub>RRM</sub>	V <sub>DRM</sub> = V <sub>RRM</sub> , R <sub>GK</sub> = 220 Ω		T <sub>j</sub> = 25 °C	MAX.	5	μA
			T <sub>j</sub> = 125 °C		1	mA

**Standard electrical characteristics (T<sub>j</sub> = 25 °C, unless otherwise specified)**


Symbol	Test conditions					Unit		
I <sub>GT</sub>	V <sub>D</sub> = 12 V, R <sub>L</sub> = 33 Ω		MIN.	0.5			mA	
			MAX.	5				
V <sub>GT</sub>			MAX.	1.3			V	
V <sub>GD</sub>	V <sub>D</sub> = V <sub>DRM</sub> , R <sub>L</sub> = 3.3 kΩ	T <sub>j</sub> = 125 °C	MIN.	0.2			V	
I <sub>H</sub>	I <sub>T</sub> = 100 mA, gate open		MAX.	25	40	30	mA	
I <sub>L</sub>	I <sub>G</sub> = 1.2 I <sub>GT</sub>		MAX.	30	50	70	mA	
dV/dt	V <sub>D</sub> = 67% V <sub>DRM</sub> , gate open	T <sub>j</sub> = 125 °C	MIN.	50	150	150	V/μs	
V <sub>TM</sub>	I <sub>TM</sub> = 16 A, t <sub>p</sub> = 380 μs	T <sub>j</sub> = 25 °C	MAX.	1.35			V	
V <sub>t0</sub>	Threshold voltage		T <sub>j</sub> = 125 °C	MAX.	0.85			V
R <sub>d</sub>	Dynamic resistance		T <sub>j</sub> = 125 °C	MAX.	46			mΩ
I <sub>DRM</sub> I <sub>RRM</sub>	V <sub>DRM</sub> = V <sub>RRM</sub>		T <sub>j</sub> = 25 °C	MAX.	5			μA
			T <sub>j</sub> = 125 °C		2			mA

## Thermal resistance


Symbol	Parameter		Value	Unit	
$R_{th(j-c)}$	Junction to case (DC)	DPAK, IPAK, TO-220AB	1.3	°C/W	
		TO-220FPAB	4.6		
$R_{th(j-a)}$	Junction to ambient (DC)	$S^{(1)} = 0.5 \text{ cm}^2$	DPAK	70	°C/W
			IPAK	100	
		TO-220AB, TO-220FPAB	60		

1. S = Copper surface under tab


**Figure 1. Maximum average power dissipation versus average on-state current**




**Figure 2. Average and DC on-state current versus case temperature**




**Figure 3. Average and DC on-state current versus ambient temperature**




**Figure 4. Relative variation of thermal impedance junction to case versus pulse duration**




**Figure 5. Relative variation of thermal impedance junction to ambient versus pulse duration**




**Figure 6. Relative variation of gate trigger current and holding current versus junction temperature**




**Figure 7. Relative variation of gate trigger and holding current versus junction temperature**




**Figure 8. Relative variation of holding current versus gate-cathode resistance (typical values)**




**Figure 9. Relative variation of dV/dt immunity versus gate-cathode resistance (typical values)**




**Figure 10. Relative variation of dV/dt immunity versus gate-cathode capacitance (typical values)**




**Figure 11. Surge peak on-state current versus number of cycles**



**Figure 12. Non-repetitive surge peak on-state current and corresponding values of I²t**



**Figure 13. On-state characteristics (maximum values)**



**Figure 14. Thermal resistance junction to ambient versus copper surface under tab (DPAK)**

